A system level power evaluation method

This invention relates to a system level power evaluation method in which detailed power macro-models (PMM) are created for operations of modules. These PMMs are stored in memory. A system level circuit description (SLCD) is evaluated using the PMMs stored in memory that are relevant to that SLCD and using other PMMs that are generated for operations of modules that do not have PMMs stored in memory. In this way, a highly accurate and computationally efficient power evaluation of the SLCD is possible. Furthermore, the user implementing the method may define a case, which relates to an operation of a module and has a PMM associated therewith, in a highly flexible manner that allows for more abstract analysis of the SLCD to be carried out. A case may relate to single operation of a module, a plurality of operations of a module or operation(s) of a plurality of modules.


Attached files:
IE 20080800.jpg

Patents:
IE 20,080,800

Inventor(s): DALTON DAMIAN JUDE [IE]; MCCARTHY ANDREW JOHN [IE]; QUIGLEY ROBERT NEILSON [IE]; LEENEY HUGO MICHAEL [IE]

Type of Offer: Sale



« More Engineering - Electrical Patents

Share on