Parallel Subconvolution Filter Architectures (NPO-30142)

The goal was to develop simple architectures to implement in parallel/vector processing form to reduce the processing rate required by the hardware and able to be extended to any length filter desired, with only linear increase in complexity. The improvement of these novel architectures is that they allow implementation of simple, very large scale integration with parallel processing for high-order filtering/correlation so that very high rate systems can be processed with lower rate hardware and relatively low complexity (low transistor count).

Type of Offer: Licensing

Next Patent »
« More Physics Patents

Share on      

CrowdSell Your Patent